

JAPANESE PATENT OFFICE  
PATENT JOURNAL  
KOKAI PATENT APPLICATION NO. SHO 59[1984]-127856

Int. Cl <sup>3</sup> :	H 01 L 25/04 23/12
Sequence Nos. for Office Use:	7638-5F 7357-5F
Application No.:	Sho 58[1983]-3092
Application Date:	January 12, 1983
Publication Date:	July 23, 1984
No. of Claims:	1 (Total of 3 Pages)
Examination Request:	Not requested

SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE POSSESSING MULTIPLE LAYER  
OF SEMICONDUCTOR CHIPS

Inventor:	Harike Koksei NEC Corporation 5-33-1 Shiba, Minato-ku, Tokyo
Applicant:	NEC Corporation 5-33-1 Shiba, Minato-ku, Tokyo
Agent:	Susumi Uchihara, patent attorney

Claim

In semiconductor integrated circuit devices, a semiconductor integrated circuit device characterized by a construction in which, on top of a semiconductor integrated circuit chip housed in a container, semiconductor integrated circuit chips smaller than the first one are piled, in a certain order.

\* \* \*